ABSTRACT Temperature measurements in AlGaN/GaN high electron mobility transistors are required for proper device design, modeling and achieving appropriate reliability. These measurements usually require sophisticated equipment and extensive calibration. This study evaluates the feasibility of temperature measurements by integration of a Pt resistance thermal detector (RTD) in an "un-gated" transistor and evaluating their electrical interactions. The integrated RTD presents the advantage of being independent of the device. Micro RTD showed a linear response in the calibration interval (0 to 206 • C). Measured temperature values using the micro RTD are in agreement with 3D finite element simulations at multiple bias conditions in the "un-gated" transistor. Measurements show no noticeable electrical perturbation between the device and RTD under simultaneous operation.
I. INTRODUCTION
Gallium nitride (GaN) has a bandgap energy of 3.43 eV, allowing higher breakdown fields compared to Si, GaAs and InP. AlGaN/GaN heterojunctions are used in high electron mobility transistors (HEMTs) because they form a twodimensional electron gas (2DEG) with exceptional transport characteristics. Currently, AlGaN/GaN HEMTs are considered as excellent candidates for base station amplifiers, satellite communications, radars, power switching modules (i.g. DC-DC converters), etc.
Power densities in AlGaN/GaN devices have reached 30 W/mm [1] and can induce significant temperature increases in the channel during operation. This has consequences on the device performance and reliability. Due to interactions with phonons, the electron mobility in GaN noticeably decreases as temperature rises and consequently electrical DC and RF parameters like current (I D ), transconductance (g m ) and cutoff frequency (f T ) [2] . Regarding reliability, thermal stress can produce degradations that can reduce the mean time to failure (MTTF) of the device [3] . Therefore, accurate thermal measurements in AlGaN/GaN devices are required for proper device design, modeling and achieving required reliability.
The used methods for temperature measurements in semiconductor device technology are: i) optical, ii) electrical and iii) physical contact [4] . For AlGaN/GaN transistors, most of temperature measurements have been done using infrared (IR) thermography and/or Raman spectroscopy. IR thermography provides large area imaging, allowing an overview of temperature distribution and hot spot detection. Lateral resolution is limited to 3-5µm, with possible underestimation of temperature values [5] . Micro-Raman spectroscopy provides high spatial resolution (0.5 µm), but integration times are long and reported accuracies are in the order of 10 • C [6] . The use of electrical parameters of the device under test (DUT) to estimate the channel's temperature has been proposed in [7] , [8] . This approach is dependent on physical parameter values and theoretical assumptions. Another alternative is scanning thermal microscopy, which has high spatial resolution [9] . However, it requires sophisticated equipment 2168-6734 c 2014 IEEE. Translations and content mining are permitted for academic research only.
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and potential sensor contact problems can reduce accuracy. Finally, the gate thermometry method [10] does not require sophisticated equipment but presents measurement limitations due to electrical interaction when the gate is used as a thermometer. In this article we present the feasibility, fabrication and measurement of channel temperature by the integration of a micro fabricated resistance thermal detector (RTD) inside an AlGaN/GaN un-gated device. As the RTD is an independent temperature sensor, it offers the possibility of reliable temperature measurements. The validation of the method is carried out by comparing experimental results in un-gated device with 3D finite element simulation.
II. DESIGN FOR ELECTRO-THERMAL CHARACTERIZATION
To carry out this study, it was necessary to design the DUT and the testing platform (Fig. 1) . The DUT consists of two 156 µm x 30 µm ohmic contacts (source and drain) in an AlGaN/GaN HEMT structure, separated by a distance L SD of 16 µm. The area between them defines the channel (the main heat source of the DUT). Two types of temperature sensors were considered to be micro fabricated in this area: thermocouple or resistance thermal detector (RTD). The RTD was chosen due to simpler fabrication and potentially easier to calibrate and measure. The operating principle of RTDs is well known: as the temperature of a metal increases so does its electrical resistance. Details are given in [11] . For this study, platinum has been chosen to fabricate the RTD due to its stability and linear response at expected temperature range. The RTD measures the temperature underneath its whole metallic surface. Therefore, this feature needs to be considered when there is a temperature gradient under it. The RTD presented in this study is a "U" shaped Pt line of 328 µm × 3 µm. The designed gap between the RTD line and the ohmic contact is 3µm. At each extremity of the RTD there is a 112 µm × 112 µm pad for probing in 4 wire floating configuration to maximize electrical independency from the HEMT. Under the RTD, a 100 nm thick dielectric layer (SiO2) provides a primary function of insulating the sensor from the device but also provides passivation. The specified oxide thickness is a compromise for maximizing insulation and minimizing thermal resistance (to avoid measurement errors). The device dimensions have been chosen to be compatible with relatively low resolution optical lithography processes. High resolution is not required for feasibility and method validation purposes. However, suggestions are provided in Section V to obtain a fully operational transistor with integrated RTD. The testing platform has the objective of imposing a temperature limit condition to the back of the DUT. This allows comparing experimental and simulated results using the same reference temperature (T ref ) . To accomplish this, we installed a digital temperature controller (TIC), a Peltier module, a heat sink and a 250 µm diameter K type thermocouple. Flexible thermal interface materials (TIM) were used above and below the Peltier module. The testing platform can then push the die towards the Peltier module assuring good and uniform thermal contact.
Preliminary 3D thermal simulation suggest: 1) Conduction heat flow towards the heat sink (Q cond ) is much larger than convection and radiation heat flow (Q conv + Q rad ) towards the ambient.
2) The temperature gradient through the dielectric layer (SIO2) of the DUT will be negligible. Therefore, the measured temperature should be close to the actual channel temperature because the layers between the channel and the RTD are a few nm thick. The validation of conditions above and the evaluation of magnitude of the thermal and electric perturbation between the RTD and the "un-gated" HEMT will be discussed in Sections IV and V.
III. DEVICE FABRICATION
Devices were fabricated on a GaN/AlGaN/GaN structure grown on sapphire substrate (inset in Fig. 2 ). Ohmic contacts were patterned using basic photolithography process and metallized using a Ti/Al/Ni/Au metal stack. They were annealed at 850 • C. Mesa insulation was performed using Reactive Ion Milling plasma etching. The ohmic contact resistance was measured by the TLM method and a value of 0.415 ·mm was obtained. A 100 nm PECVD layer of SiO2 was used to cover the whole device. Then, the RTDs metals; Ti/Pt 10/150 nm metallization (Ti used as adhesion layer) were deposited using E-beam evaporation between the ohmic contacts, directly above the SiO2 layer. The die was then annealed at 450 • C under a N2 atmosphere to improve the Pt resistivity and prevent drift in RTD response.
IV. EXPERIMENTAL MEASUREMENTS
For the RTD calibration the DUT was installed in a probing station equipped with a thermal chuck. Four point measurements were carried out at different chuck temperatures. Current in the RTD (I RTD ) was kept at 0.3 mA, to prevent any self-heating effects in the RTD. The RTD voltage was 146 VOLUME 2, NO. 6, NOVEMBER 2014 For each bias condition, a stable voltage value was obtained between the pads of the RTD, from which a temperature value can be extracted using the calibration curve (Fig. 2) . The corresponding Ids-Vds curve with the measured temperature value for each bias point (dots) is shown in Fig. 3 . Additionally, a standard I-V sweep with a curve analyzer was performed using I RTD = 0 mA (solid line in Fig. 3 ). It is important to highlight that there is unnoticeable difference in the I-V characteristic of the DUT, suggesting negligible I-V change while RTD is in use.
V. VALIDATION AND ANALYSIS
The device geometry in Fig. 2 and layer information were introduced in 3D finite element simulation software (Fig. 4) to compare simulated temperature values with obtained measured values at different power levels. The un-gated device instead of a fully operational gated HEMT offers the advantage of less complexity in the simulation process, reducing unknowns and assumptions in the model. Steady state heat transfer equations were used to perform the simulations. Reference and ambient temperatures were set to 25 • C. For natural convection of air in top surface, the convection coefficient h was chosen to 10 W/(m 2 .K). The thermal conductivity (k) of each layer is given in Table 1 .
For GaN and sapphire materials, the thermal conductivity is temperature dependent with k = aT b behavior. The values for coefficients a and b were obtained from [12] . For the 4.4 µm buffer layer under the 1 µm unintentionally doped GaN, k was unknown. It was assumed k = aT b behavior for this layer as it is mainly composed of GaN. Coefficients of a and b for this buffer layer were obtained by comparison VOLUME 2, NO. 6, NOVEMBER 2014 147 between the RTD-measured temperatures (T RTD ) and simulated temperatures (T RTDS ) at multiple power levels. Values for a = 1042 and b = -0.4594 provided a reasonably good fit, as shown in Fig. 5 (to be discussed ahead in more details).
As expected, the thermal conductivity of this buffer layer is lower than the conductivity of the higher quality GaN layer.
Simulations showed an elliptical heat spreading pattern on the surface of channel zone. For this un-gated device, the maximum temperature is found at the center of the channel. As heat spreads away from the center, an important temperature gradient on the channel is observed at high power density. Due to this non-uniform temperature inside the channel area, T RTD , T RTDS and channel simulated temperature (T CHS ) are average values calculated by the simulation software on the corresponding surfaces. These values are presented in Fig. 5 . The comparison of the simulated average values and the measured temperature values provided by the calibrated micro RTD sensor shows good correspondence at all tested power levels, giving a good degree of confidence on the temperature measurement and on the thermal conductivity of the buffer layer. The maximum error was found at P≈0.5 W, where T CHS−TRTD = 4.4 • C.
In the case of a gated HEMT, the maximum temperature zone would not necessarily be located at the center of the channel. In this case, the maximum temperature is expected to be found close to the gate between this last and the drain contact [13] . In this area the electric field is at its maximum and so is the temperature of the device. In a case where the objective is to measure the temperature in this area (hot spot) with an RTD, the design needs to be changed. The RTD could be redesigned narrower, in a single-straight line configuration. High resolution electro-lithography could be used to pattern the RTD at the desired location. This would also allow reducing the length of the HEMT's channel to standard dimensions.
Concerning the heat flux, impact of SiO2 layer and impact of the sensor, simulation results confirmed that Qconv and Qrad are negligible compared to Qcond and that the temperature gradient through the SiO2 layer is negligible. The thermal perturbation produced by the RTD on the channel generated a difference of −0.3 • C at the hottest point at P≈1 W. Also, according to the coherence of the measured and simulated results, the electrical impact of the un-gated HEMT on the RTD response is nonexistent or at least negligible.
VI. CONCLUSION
The measurement of the average channel temperature for an "un-gated" GaN HEMT can be carried out by integration of a micro RTD in the device. Calibration and measurements are straightforward and do not require sophisticated equipment. The electrical perturbation between the sensor and the device is negligible. The sensor integration process and validation have been carried out. Narrower RTD designs and higher resolution fabrication processes can be implemented to integrate the sensor in fully operational HEMTs.
